## MB501LV/504LV

## LOW VOLTAGE/LOW POWER TWO MODULUS PRESCALERS

The Fujitsu MB501LV/504LV are low power and low voltage versions of MB501/504, two modulus prescalers used with a frequency synthesizer to make a Phase Locked Loop (PLL). They will divide the input frequency by the modulus of 64/65 or 128/129 for the MB501LV, and 32/33 or 64/65 for the MB504LV. The output level is 1.1 V peak to peak on ECL level.

- Wide Low Voltage Operation 3.0V typ., +2.7 to 4.5 V
- High Frequency Operation, Low Power Operation ( $\mathrm{V}_{\mathrm{IN}}=-12 \mathrm{dBm}$ min.)
1.1 GHz at 36 mW typ. (MB501LV)

520 MHz at 18 mW typ. (MB504LV)

- Pulse Swallow Function
- Wide Operation Temperature $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Stable Output Amplitude $\quad \mathrm{V}_{\text {OUT }}=1.1 \mathrm{Vp}-\mathrm{p}$ typ.
- Built-in a termination resistor Stable output amplitude is obtained up to output load capacitance of 8 pF .
- Complete PLL synthesizer circuit with the Fujitsu MB87001A, PLL synthesizer IC
- Plastic 8-pin Standard Dual-In-Line Package or space saving Flat Package


## ABSOLUTE MAXIMUM RATINGS (see NOTE)

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.5 to +7.0 | V |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | -0.5 to $+\mathrm{V}_{\mathrm{CC}}$ | V |
| Output Current | $\mathrm{I}_{\mathrm{O}}$ | 10 | mA |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

Note: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## PLASTIC PACKAGE

 DIP-08P-M01

PLASTIC PACKAGE FPT-08P-M01


Thisdevicecontainscircuitry to protecttheinputs againstdamage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


Figure 1. Block Diagrams

## PIN DESCRIPTION

| Pin Number | Symbol |  |
| :---: | :--- | :--- |
| 1 | IN | Input |
| 2 | V $_{\text {CC }}$ | DC Supply Voltage |
| 3 | SW | Divide Ratio Control Input (See Divide Ratio Table) |
| 4 | OUT | Output |
| 5 | GND | Ground |
| 6 | NC | Modulus Control Input (See Divide Ratio Table) |
| 7 | IN | Complementary Input |
| 8 |  |  |

RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Value |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 2.7 | 3.0 | 4.5 | V |
| Output Current | IO |  | 1.2 |  | mA |
| Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| Load Capacitance | $\mathrm{C}_{\mathrm{L}}$ |  |  | 8 | pF |

## ELECTRICAL CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted)

| Parameter |  | Symbol | Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  | Typ. | Max. |  |
| Power Supply Current | MB501LV |  | Icc | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | 12 |  | mA |
|  | MB504LV |  |  |  | 6 |  | mA |
| Output Amplitude |  | $\mathrm{V}_{0}$ |  | 0.8 | 1.1 |  | $\mathrm{V}_{\text {P-P }}$ |
| Input Frequency | MB501LV | $\mathrm{fin}^{\prime}$ | With input coupling capacitor 1000 pF | 10 |  | 1100 | MHz |
|  | MB504LV |  |  | 10 |  | 520 | MHz |
| Input Signal Amplitude |  | $\mathrm{P}_{\text {IN }}$ |  | -12 |  | 5.5 | dBm |
| High Level Input Voltage for MC Input |  | $\mathrm{V}_{\text {IHM }}$ | $\mathrm{V}_{\text {IHM }}=1 / 2 \mathrm{~V}_{\text {CC }}+0.3$ | $\mathrm{V}_{\text {IHM }}$ |  |  | V |
| Low Level Input Voltage for MC Input |  | $\mathrm{V}_{\text {ILM }}$ |  |  |  | 0.8 | V |
| High Level Input Voltage for SW Input |  | $\mathrm{V}_{\mathrm{IHS}}{ }^{*}$ |  | $\mathrm{V}_{C C}-0.1$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.1$ | V |
| Low Level Input Voltage for SW Input |  | $\mathrm{V}_{\text {ILS }}$ |  | OPEN |  |  | V |
| High Level Input Current for MC Input |  | I'HM | $\mathrm{V}_{\mathrm{IH}}=2.0 \mathrm{~V}$ |  |  | 0.4 | mA |
| Low Level Input Current for MC Input |  | IILM | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | -0.2 |  |  | mA |
| Modulus Set-up Time MC to OUT | MB501LV | ${ }_{\text {tSET }}$ |  |  | 16 | 26 | ns |
|  | MB504LV |  |  |  | 18 | 28 | ns |

Note: * Design Guarantee


Notes:
When divide ratio of 65 is selected, positive pulse is added by one to 33 .
The typical set up time is 16 ns from MC signal input to the timing of change of prescaler divide ratio.

## MB504LV TIMING CHART (2 MODULUS)



## Notes:

When divide of 33 is selected, positive pulse is added by one to 17 .
The typical set up time is 18 ns from MC signal input to the timing of change of prescaler divide ratio.


Figure 2. Test Circuit

## TYPICAL CHARACTERISTICS CURVES



Figure 3. Input Signal Amplitude vs. Input Frequency


Figure 4. Input Signal Amplitude vs. Input Frequency


Figure 5. Typical Application Example

## PACKAGE DIMENSIONS

## 8-LEAD PLASTIC DUAL IN-LINE PACKAGE (CASE No.: DIP-08P-M01)



Dimensions in inches (millimeters).
©1988 FUJITSU LIMITED D08006S-2C

## PACKAGE DIMENSIONS (Continued)

## 8-LEAD PLASTIC FLAT PACKAGE <br> (CASE No.: FPT-08P-M01)



Dimensions in inches (millimeters).
© 1988 FUJITSU LIMITED F08002S-3C

